A 0.75 Million Point Fourier Transform Chip for Frequency Sparse Signals
|
|
- Tracey Bryant
- 6 years ago
- Views:
Transcription
1 A 0.75 Million Point Fourier Transform Chip for Frequency Sparse Signals Ezz El Din Hamed Omid Abari, Haitham Hassanieh, Abhinav Agarwal, Dina Katabi, Anantha Chandrakasan, Vladimir Stojanović International Solid-State Circuits Conference 1of 42
2 Leverage Sparsity Output of FFT is Sparse: Most frequencies have zero energy or noise Amplitude Frequency Only few frequencies are active and have energy Use sparse FFT algorithm Find and compute the active frequencies International Solid-State Circuits Conference 2of 42
3 Applications Spectrum Sensing GPS Radio Astronomy GHz spectrum sensing and acquisition Pattern matching by convolution with long code (e.g. GPS) Radio astronomy: data compression International Solid-State Circuits Conference 3of 42
4 Wideband Spectrum Sensing Occupancy Graph Seattle January 7, 2013 (Microsoft Spectrum Observatory) Occupancy (%) Frequency (GHz) International Solid-State Circuits Conference 4of 42
5 Sparse FFT Algorithm Outline Micro architecture and Implementation Measurement Results Conclusion International Solid-State Circuits Conference 5of 42
6 How Does Sparse FFT Work? Values V1 V2 V Frequencies 1. Bucketize 2. Estimate 3. Resolve collisions International Solid-State Circuits Conference 6of 42
7 How Does Sparse FFT Work? Values V1 V2 V3 V2+V3 V Bucketize Frequencies Buckets Sub sampling time Aliasing the frequencies International Solid-State Circuits Conference 7of 42
8 How Does Sparse FFT Work? Values V1 V2 V3 V2+V3 V Estimate Frequencies Buckets International Solid-State Circuits Conference 8of 42
9 How Does Sparse FFT Work? Values V1 V2 V3 V2+V3 V Estimate Frequencies Repeat bucketization with a time shift Buckets Time Domain Freq Domain Phase Rotation International Solid-State Circuits Conference 9of 42
10 How Does Sparse FFT Work? Values V1 V2 V3 V2+V3 V Frequencies 3. Resolve Collisions Repeat bucketization with a different subsampling rate (co prime) Buckets V1+V3 V Buckets International Solid-State Circuits Conference 10 of 42
11 Implementation of Sparse FFT Sparse FFT size: N=3 6 x2 10 = Subsample by 3 6 in time FFT of size 1024 (2 10 ) Subsample by 2 10 in time FFT of size 729(3 6 ) Sparsity: outputs up to 750 active frequencies Output resolution: 12 bit real, 12 bit imaginary International Solid-State Circuits Conference 11 of 42
12 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation Collision Detection Reconstruction 3 Pipelined Stages International Solid-State Circuits Conference 12 of 42
13 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation Collision Detection Reconstruction Input: sub sampled signal (by 2 10 and 3 6 ) Output: positions and complex values of active frequencies International Solid-State Circuits Conference 13 of 42
14 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation Collision Detection Reconstruction 3 Memory sets, 2 SRAM blocks each Rotated across the 3 pipeline stages International Solid-State Circuits Conference 14 of 42
15 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation In place FFT Radix 4 butterfly for 2 10 point FFT Radix 3 butterfly for 3 6 point FFT Three FFTs of each type sharing the memory Collision Detection Reconstruction International Solid-State Circuits Conference 15 of 42
16 2 10 FFT Architecture Three radix 4 butterflies running in parallel Two 12b x 12b real multipliers per butterfly Multiplexing Real and Imaginary International Solid-State Circuits Conference 16 of 42
17 2 10 FFT Architecture BF BF Butterflies Memory BF Memory BF Memory Memory BF Frame log 1024 frames In place 1024 point FFT using a radix 4 butterfly 1024 additions (10 extra bits to account for overflow) International Solid-State Circuits Conference 17 of 42
18 Dynamic Scaling Block Floating Point Writing to memory every 2 clock cycles Current Frame Exponent 12 Real Imag 12 Decision for next frame Tracking Overflow MSBs Current Frame Adjustment Reduce the required bit width Tracking large values to avoid unnecessary shifting >> >> MUX MUX Real 1,2,3 & 4 Imag 1,2,3 & 4 International Solid-State Circuits Conference 18 of 42
19 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation Collision Detection Reconstruction Reconstruction stage has 4 sub blocks International Solid-State Circuits Conference 19 of 42
20 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation Collision Detection Reconstruction International Solid-State Circuits Conference 20 of 42
21 Estimation Sub block Estimate frequency position where 0 1 For 0.75 million Use 20 bits to represent International Solid-State Circuits Conference 21 of 42
22 Estimation Sub block Estimate frequency position where 0 1 For 0.75 million Use 20 bits to represent For 2 10 bucketization: frequency aliases to bucket number : 10 LSBs of can be estimated from bucket number 10 remaining MSBs are estimated using phase rotation International Solid-State Circuits Conference 22 of 42
23 Estimation Sub block Use phase rotation from a time shift to estimate the 10 MSBs of : 2 2 International Solid-State Circuits Conference 23 of 42
24 Estimation Sub block Use phase rotation from a time shift to estimate the 10 MSBs of : 2 2 If 1,phase wraps around 2 create same phase rotation loose highest MSBs Use time shift to get MSBs International Solid-State Circuits Conference 24 of 42
25 Estimation Sub block Use phase rotation from a time shift to estimate the 10 MSBs of : 2 If 1,phase wraps around 2 create same phase rotation loose highest MSBs Use time shift to get MSBs 2 Noise in creates error Use large time shift to average noise in International Solid-State Circuits Conference 25 of 42
26 Estimation Sub block Use phase rotation from a time shift to estimate the 10 MSBs of : 2 2 If 1,phase wraps around 2 create same phase rotation loose highest MSBs Use time shift to get MSBs Noise in creates error Use large time shift to average noise in Use two different time shifts and to estimate the 10 MSBs of International Solid-State Circuits Conference 26 of 42
27 Estimation Sub block Frequency Recovery from 2 10 bucketization : 20 bits 5 bits 5 bits 10 bits from shift 1 from shift 32 from bucket number International Solid-State Circuits Conference 27 of 42
28 Estimation Sub block Frequency Recovery from 2 10 bucketization : 20 bits 5 bits 5 bits 10 bits from shift 1 from shift 32 from bucket number Problem: Small error propagates Affect MSBs Solution: Use 3 bit overlap to detect errors 8 bits 8 bits 3 bits 3 bits 10 bits International Solid-State Circuits Conference 28 of 42
29 Estimation Sub block Estimation Complex values of 3 FFTs CORDIC Step 1 Frequency Recovery + + 7:3 2:0 7:5 4:0 Frequency Recovery + 12:8 1 7:0 Phase Rotation 2 Estimated Frequency International Solid-State Circuits Conference 29 of 42
30 Estimation Sub block Estimation Complex values of 3 FFTs CORDIC Step 2 Frequency Recovery :0 Phase Rotation 2 X Bucket number 12:3 2:0 9:7 6:0 Frequency Recovery Estimated Frequency :10 9:0 20 bits International Solid-State Circuits Conference 30 of 42
31 Estimation Sub block For 3 6 bucketization: frequency aliases to bucket number : 6 LSBs cannot be replaced directly by the bucket number Naïve implementation: 1. Estimate from the phase rotation 2. Calculate the remainder mod 3 3. Subtract this remainder from 4. Then add the bucket number b 2 Steps 2 and 3 are done indirectly by truncating the LSBs of International Solid-State Circuits Conference 31 of 42
32 Estimation Sub block Estimation Complex values of 3 FFTs CORDIC Step :3 2:0 Phase Rotation + X 1 Frequency Recovery X 9:7 Bucket number 6: Frequency Recovery Estimated Frequency + 19:0 20 bits International Solid-State Circuits Conference 32 of 42
33 Sparse FFT Chip Block Diagram Memory Memory Memory Interface Memory Subsamples of new signal point FFT Scheduler Update Recovered freq. of processed signal I/O interface 3 6 -point FFT Bucketization Estimation Collision Detection Reconstruction International Solid-State Circuits Conference 33 of 42
34 No Collision: Collision Detection Single active frequency Time shift causes only change in phase and not in magnitude of the bucket International Solid-State Circuits Conference 34 of 42
35 No Collision: Collision Detection Single active frequency Time shift causes only change in phase and not in magnitude of the bucket Collision: Multiple active frequencies sum up with different phase rotations Time shift causes the magnitude of the bucket to change International Solid-State Circuits Conference 35 of 42
36 Die photo Technology Core Area Core Supply Voltage 45nm SOI CMOS 0.6mm x 1.0mm V Clock Frequency GHz Core Power Latency mw μs International Solid-State Circuits Conference 36 of 42
37 Measurement Result International Solid-State Circuits Conference 37 of 42
38 Measurement Result (0.66 V, ) 48 sfft/ms 298 nj/sfft International Solid-State Circuits Conference 38 of 42
39 Measurement Result 88x Speed up over intel i7 (3.4GHz) (1.18 V,. ) 146 sfft/ms 1.2 µj/sfft International Solid-State Circuits Conference 39 of 42
40 Measurement Result At 0.66V: Effective throughput 36GS/s Consuming 0.4pJ/sample International Solid-State Circuits Conference 40 of 42
41 Comparison ISSCC 11 JSSC 08 JSSC 12 This work Technology 65 nm 90 nm 65nm 45 nm Signal Type Any Signal Any Signal Any Signal Freq. Sparse signal Size to x2 10 Word width 16 bits 10 bits 12 bits 12 bits Area 8.29mm 2 5.1mm mm 2 0.6mm 2 Effective 240MS/s 2.4GS/s MS/s GS/s Throughput Energy/Sample 17.2pJ 50pJ pJ pJ International Solid-State Circuits Conference 41 of 42
42 Comparison ISSCC 11 JSSC 08 JSSC 12 This work Technology 65 nm 90 nm 65nm 45 nm Signal Type Any Signal Any Signal Any Signal Freq. Sparse signal Size to x2 10 Word width 16 bits 10 bits 12 bits 12 bits Area 8.29mm 2 5.1mm mm 2 0.6mm 2 Effective 240MS/s 2.4GS/s MS/s GS/s Throughput Energy/Sample 17.2pJ 50pJ pJ pJ Sparse FFT works only for frequency sparse signals International Solid-State Circuits Conference 42 of 42
43 Comparison ISSCC 11 JSSC 08 JSSC 12 This work Technology 65 nm 90 nm 65nm 45 nm Signal Type Any Signal Any Signal Any Signal Freq. Sparse signal Size to x2 10 Word width 16 bits 10 bits 12 bits 12 bits Area 8.29mm 2 5.1mm mm 2 0.6mm 2 Effective 240MS/s 2.4GS/s MS/s GS/s Throughput Energy/Sample 17.2pJ 50pJ pJ pJ International Solid-State Circuits Conference 43 of 42
44 Comparison ISSCC 11 JSSC 08 JSSC 12 This work Technology 65 nm 90 nm 65nm 45 nm Signal Type Any Signal Any Signal Any Signal Freq. Sparse signal Size to x2 10 Word width 16 bits 10 bits 12 bits 12 bits Area 8.29mm 2 5.1mm mm 2 0.6mm 2 Effective 240MS/s 2.4GS/s MS/s GS/s Throughput Energy/Sample 17.2pJ 50pJ pJ pJ International Solid-State Circuits Conference 44 of 42
45 Comparison ISSCC 11 JSSC 08 JSSC 12 This work Technology 65 nm 90 nm 65nm 45 nm Signal Type Any Signal Any Signal Any Signal Freq. Sparse signal Size to x2 10 Word width 16 bits 10 bits 12 bits 12 bits Area 8.29mm 2 5.1mm mm 2 0.6mm 2 Effective 240MS/s 2.4GS/s MS/s GS/s Throughput Energy/Sample 17.2pJ 50pJ pJ pJ International Solid-State Circuits Conference 45 of 42
46 Conclusion 0.75 million point sparse FFT in 45nm CMOS IBM SOI More than 40x better energy efficiency than traditional FFTs 88x improvement in run time over the software implementation International Solid-State Circuits Conference 46 of 42
47 International Solid-State Circuits Conference 47 of 42
Faster GPS via the Sparse Fourier Transform. Haitham Hassanieh Fadel Adib Dina Katabi Piotr Indyk
Faster GPS via the Sparse Fourier Transform Haitham Hassanieh Fadel Adib Dina Katabi Piotr Indyk GPS Is Widely Used Faster GPS benefits many applications How Do We Improve GPS? Need to Improve GPS Synchronization
More informationFaster GPS via the Sparse Fourier Transform. Haitham Hassanieh Fadel Adib Dina Katabi Piotr Indyk
Faster GPS via the Sparse Fourier Transform Haitham Hassanieh Fadel Adib Dina Katabi Piotr Indyk GPS Is Widely Used Faster GPS benefits many applications How Do We Improve GPS? Need to Improve GPS Synchronization
More informationImplementing Efficient Split-Radix FFTs in FPGAs
Implementing Efficient Split-Radix FFTs in FPGAs Radix-2 and Radix-4 FFTs are common Many applications benefit from other lengths OFDM Transceiver, Digital Video Broadcasts, and software defined radios
More informationCHAPTER 7 APPLICATION OF 128 POINT FFT PROCESSOR FOR MIMO OFDM SYSTEMS. Table of Contents
88 CHAPTER 7 APPLICATION OF 128 POINT FFT PROCESSOR FOR MIMO OFDM SYSTEMS Table of Contents Page No. 7.0 APPLICATION OF 128 POINT FFT PROCESSOR FOR MIMO OFDM SYSTEMS 89 7.1 Introduction 89 7.2 Types of
More informationby Ray Escoffier September 28, 1987
V L B A correlator Mpni/i TvT~ cfn~ (870929) Correlator Operational Cycles Including the Integration Cycle and Self Test by Ray Escoffier September 28, 1987 I) Introduction This memo will describe the
More informationFloating Point Fast Fourier Transform v2.1. User manual
User manual Introduction The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT). This Intellectual Property (IP) core was designed to offer very fast
More informationAdvanced Digital Signal Processing Part 4: DFT and FFT
Advanced Digital Signal Processing Part 4: DFT and FFT Gerhard Schmidt Christian-Albrechts-Universität zu Kiel Faculty of Engineering Institute of Electrical and Information Engineering Digital Signal
More informationLaboratory Exercise #6
ECEN4002/5002 Spring 2004 Digital Signal Processing Laboratory Laboratory Exercise #6 Using a Fast Fourier Transform Algorithm Introduction The symmetry and periodicity properties of the discrete Fourier
More informationHigh Speed Reconfigurable FFT Processor Using Urdhava Thriyambakam
High Speed Reconfigurable FFT Processor Using Urdhava Thriyambakam P. Mounica M.Tech (VLSI Design), Dept of ECE, B. Rekha Assistant Professor, Dept of ECE, Dr.P.Ram Mohan Rao FIE, CE(I), MISTE,MISH, MISCEE,
More informationImplementation of High Throughput Radix-16 FFT Processor
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Implementation of High Throughput Radix-16 FFT Processor K Swetha sree 1, Mr. T. Lakshmi Narayana 2 1, 2 Department of ECE, Andhra
More informationHB0267 CoreFFT v7.0 Handbook
HB0267 CoreFFT v7.0 Handbook 12 2016 Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular
More informationA Continuous-Flow Mixed-Radix Dynamically-Configurable FFT Processor
A Continuous-Flow Mixed-Radix Dynamically-Configurable FFT Processor By ANTHONY T. JACOBSON B.S. (University of Idaho) December, 2004 THESIS Submitted in partial satisfaction of the requirements for the
More informationDesign and Implementation of Pipelined Floating Point Fast Fourier Transform Processor
IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 11 April 2015 ISSN (online): 2349-6010 Design and Implementation of Pipelined Floating Point Fast Fourier Transform
More informationA Novel VLSI Based Pipelined Radix-4 Single-Path Delay Commutator (R4SDC) FFT
I J C T A, 9(6), 2016, pp. 2767-2775 International Science Press ISSN: 0974-5572 A Novel VLSI Based Pipelined Radix-4 Single-Path Delay Commutator (R4SDC) FFT Manimaran A.* and S.K. Sudeer** ABSTRACT Fast
More informationAn FPGA Spectrum Sensing Accelerator for Cognitive Radio
An FPGA Spectrum Sensing Accelerator for Cognitive Radio George Eichinger Miriam Leeser Kaushik Chowdhury NEWSDR 11 01 October 2011 This work is sponsored by the Department of the Air Force under Air Force
More informationCRUSH: Cognitive Radio Universal Software Hardware
CRUSH: Cognitive Radio Universal Software Hardware George F. Eichinger III MIT Lincoln Laboratory Lexington MA Kaushik Chowdhury, Miriam Leeser University Boston, MA USA 1 This work is sponsored by the
More informationA Novel Architecture for Radix-4 Pipelined FFT Processor using Vedic Mathematics Algorithm
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 6, Ver. II (Nov - Dec. 2014), PP 23-31 A Novel Architecture for Radix-4 Pipelined
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 FPGA IMPLEMENTATION OF FFT PROCESSOR USING DIFFERENT ALGORITHMS YOJANA A. JADHAV 1, Prof. A. P. HATKAR 2 1 Student, Dept. of E & TC, SVIT COE, Nasik, India 2 Prof, Dept.
More informationWe are IntechOpen, the first native scientific publisher of Open Access books. International authors and editors. Our authors are among the TOP 1%
We are IntechOpen, the first native scientific publisher of Open Access books 3,350 108,000 1.7 M Open access books available International authors and editors Downloads Our authors are among the 151 Countries
More informationAN10943 Decoding DTMF tones using M3 DSP library FFT function
Rev. 1 17 June 2010 Application note Document information Info Content Keywords M3, LPC1300, LPC1700, DSP, DFT, FFT, DTMF Abstract This application note and associated source code example demonstrates
More informationTHE combination of the multiple-input multiple-output
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 4, APRIL 2007 807 Design of an FFT/IFFT Processor for MIMO OFDM Systems Yu-Wei Lin and Chen-Yi Lee, Member, IEEE Abstract In this
More informationThe Cell Processor Computing of Tomorrow or Yesterday?
Computing of Tomorrow or Yesterday? Torsten Höfler Department of Computer Science TU Chemnitz 28th February 2006 Outline 1 The Vision 2 3 4 Cell Applications Conclusion The Researchers started in mid 2000
More informationVLSI implementation of high speed and high resolution FFT algorithm based on radix 2 for DSP application
Neonode Inc From the Selectedors of Dr. Rozita Teymourzadeh, CEng. 2007 VLSI implementation of high speed and high resolution FFT algorithm based on radix 2 for DSP application Nooshin Mahdavi Rozita Teymourzadeh
More informationEquipment Required. WaveRunner Zi series Oscilloscope 10:1 High impedance passive probe. 3. Turn off channel 2.
FFT Analysis TEN MINUTE TUTORIAL February 27, 2012 Summary Fast Fourier Transform analysis is common on most digital oscilloscopes. It is used to view signals in the frequency as well as the time domain.
More informationTHERE is significant research activity to minimize energy
310 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 A 180-mV Subthreshold FFT Processor Using a Minimum Energy Design Methodology Alice Wang, Member, IEEE, and Anantha Chandrakasan,
More informationOpenCL for FPGAs/HPC Case Study in 3D FFT
OpenCL for FPGAs/HPC Case Study in 3D FFT Ahmed Sanaullah Martin Herbordt Vipin Sachdeva Boston University Silicon Therapeutics OpenCL for FPGAs/HPC: Case Study in 3D FFT 11/15/2017 What gives FPGAs high
More informationA 128-Point FFT/IFFT Processor for MIMO-OFDM Transceivers a Broader Survey
A 128-Point FFT/IFFT Processor for MIMO-OFDM Transceivers a Broader Survey N. Devi Vasumathy #1, T. Vigneswaran *2 # Research Scholar, School of Electronics Engineering, VIT University, Vandalur Kelambakkam
More informationInternational Journal of Advanced Research in Electronics and Communication Engineering (IJARECE) Volume 6, Issue 6, June 2017
AN EFFICIENT VLSI IMPLEMENTATION OF MULTIPLIER LESS FFT DESIGN Mrs.N.Madhubala and Dr.A.Kavitha,Associate Professor Abstract The proposed system is to implement a novel approach to implement multiplier
More informationmach 5 100kHz Digital Joulemeter: M5-SJ, M5-IJ and M5-PJ Joulemeter Probes
mach 5 100kHz Digital Joulemeter: M5-SJ, M5-IJ and M5-PJ Joulemeter Probes Measure every pulse at pps! Our new mach 5 Digital Joulemeter is designed to measure laser pulse energy up to 130,000 pps with
More informationRS485 MODBUS Module 8AI
Version 1.4 15/04/2013 Manufactured for Thank you for choosing our product. This manual will help you with proper support and proper operation of the device. The information contained in this manual have
More informationThird-Party Research & Development Technical Discourse. Application of cirqed RA for FFT Analysis Part I Identifying Real And Aliased FFT Components
Third-Party Research & Development Technical Discourse Application of cirqed RA for FFT Analysis Part I Identifying Real And Aliased FFT Components John R. Potts, Senior Scientist/Engineering Manager BRIEF
More informationImplementing a Reliable Leak Detection System on a Crude Oil Pipeline
Implementing a Reliable Leak Detection System on a Crude Oil Pipeline By Dr Jun Zhang & Dr Enea Di Mauro* 1. Introduction Pipeline leak detection or integrity monitoring (PIM) systems have been applied
More informationAdvanced Hardware and Software Technologies for Ultra-long FFT s
Advanced Hardware and Software Technologies for Ultra-long FFT s Hahn Kim, Jeremy Kepner, M. Michael Vai, Crystal Kahn HPEC 2005 21 September 2005 HPEC 2005-1 This work is sponsored by the Department of
More informationPower Management Projects
Power Management Projects DC-DC Switching Converters DCM SIDO Boost Converter 0.5 µm CMOS n-well Process Switching frequency: 1 MHz Supply voltage: 1.3V 2.8V Output voltages: 3V and 3.3V Ripple Voltages:
More informationReconfigurable FPGA-Based FFT Processor for Cognitive Radio Applications
Reconfigurable FPGA-Based FFT Processor for Cognitive Radio Applications Mário Lopes Ferreira (B), Amin Barahimi, and João Canas Ferreira INESC TEC and Faculty of Engineering, University of Porto, Rua
More informationA High-Throughput Radix-16 FFT Processor With Parallel and Normal Input/Output Ordering for IEEE c Systems
1752 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 59, NO. 8, AUGUST 2012 A High-Throughput Radix-16 FFT Processor With Parallel and Normal Input/Output Ordering for IEEE 802.15.3c
More informationBatt-Safe Battery String Monitoring System
Batt-Safe Battery String Monitoring System Technical White Paper October 2010 Introduction Battery monitoring systems are categorized as either cell monitors or string monitors. Battery cell monitors provide
More informationProSmart Predictive Condition Monitoring
ProSmart Predictive Condition Monitoring Mark Brown ITT 2006 ITT Corporation Time to Respond Page 2 How It Works Continuous machinery monitoring system designed for multi-plant predictive maintenance programs.
More informationChapter 6. Alarm History Screen. Otasuke GP-EX! Chapter 6 Alarm History Screen 6-0. Alarm History Screen 6-1. Display Alarm History in List 6-2
Chapter 6 Alarm History Screen Alarm History Screen 6- Display Alarm History in List 6-2 Let s Display Alarm History. 6-3 Read Data when Alarms Occur 6-2 Let s Read Data when Alarm Occur. 6-3 Let s Edit
More informationTESS WIRELESS SENSOR TAG DEMO V1.1
TESS WIRELESS SENSOR TAG DEMO V1.1 Standard 2.4GHz Wireless Communication Tag Humidity: 0-100% RH Temperature: -20 C to +85 C Pressure: 300 to 1,200mBar ios, Android and Windows PC Compatible The sensor
More informationEFFICIENT ARCHITECTURE FOR PROCESSING OF TWO INDEPENDENT DATA STREAMS USING RADIX-2 FFT
EFFICIENT ARCHITECTURE FOR PROCESSING OF TWO INDEPENDENT DATA STREAMS USING RADIX-2 FFT Artham Lasya 1 Dr.Shailendra Mishra lasya116@gmail.com 1 mishra22feb@rediffmail.com 2 1 PG Scholar, VLSI,Bharath
More informationFlameGard 5 MSIR HART
FlameGard 5 MSIR HART Multi-Spectral Infrared Flame Detector HART Communication with the FlameGard 5 Multi-spectral Infrared Detector The information and technical data disclosed in this document may be
More informationTESS WIRELESS SENSOR TAG DEMO V1.1
TESS WIRELESS SENSOR TAG DEMO V1.1 Standard 2.4GHz Wireless Communication Tag Humidity: 0-100% RH Temperature: -20 C to +85 C Pressure: 300 to 1,200mBar Applications Smart building Smart home HVAC controller
More informationFREQUENCY ENHANCEMENT OF DUAL-JUNCTION THERMOCOUPLE PROBES
XXIII Biannual Symposium on Measuring Techniques in Turbomachinery Transonic and Supersonic Flow in FREQUENCY ENHANCEMENT OF DUAL-JUNCTION THERMOCOUPLE PROBES James Braun Purdue University Indiana, United
More informationApplication Note 35. Fast Fourier Transforms Using the FFT Instruction. Introduction
Application Note Fast Fourier Transforms Using the FFT Instruction The Fast Fourier Transform (FFT) is used in a variety of digital signal processing applications. This application note describes how to
More informationAn Area Efficient 2D Fourier Transform Architecture for FPGA Implementation
2 Features An Area Efficient 2D Fourier Transform Architecture for FPGA Implementation Atin Mukherjee 1 and Debesh Choudhury 2 1 Department of Electronics and Communication Engineering, Dr. B.C Roy Polytechnic,
More informationProgramming the Cell BE
Programming the Cell BE Max Schneider Chair of Computer Science 3 - Computer Architecture Friedrich-Alexander-University Erlangen-Nuremberg October 26, 2010 Max Schneider (FAU) PParRA October 26, 2010
More informationAND DYNAMIC CIRCUITS ARE USED IN CRITICAL AREAS. TIGHT COUPLING OF THE INSTRUCTION SET ARCHITECTURE, MICROARCHITECTURE, AND PHYSICAL
POWER-CONSCIOUS DESIGN OF THE CELL PROCESSOR S SYNERGISTIC PROCESSOR ELEMENT THE AUTHORS DESCRIBE THE LOW-POWER DESIGN OF THE SYNERGISTIC PROCESSOR ELEMENT (SPE) OF THE CELL PROCESSOR DEVELOPED BY SONY,
More informationGOLAY COMPLEMENTARY CODES, DOUBLE PULSE REPETITION FREQUENCY TRANSMISSION I. TROTS, A. NOWICKI, M. LEWANDOWSKI J. LITNIEWSKI, W.
ARCHIVES OF ACOUSTICS 31, 4 (Supplement), 35 40 (2006) GOLAY COMPLEMENTARY CODES, DOUBLE PULSE REPETITION FREQUENCY TRANSMISSION I. TROTS, A. NOWICKI, M. LEWANDOWSKI J. LITNIEWSKI, W. SECOMSKI Institute
More informationSpeech parameterization using the Mel scale Part II. T. Thrasyvoulou and S. Benton
Speech parameterization using the scale Part II T. Thrasyvoulou and S. Benton Speech Cepstrum procedure Speech Pre-emphasis Framing Windowing For FFT based Cepstrum FFT Cepstrum OR LPC LPC For LPC based
More informationARGUS SERVER SYSTEM. Inspired Systems Pty Ltd 70 Mordaunt Circuit, Canning Vale, Western Australia Ph Fax
ARGUS SERVER SYSTEM Inspired Systems Pty Ltd 70 Mordaunt Circuit, Canning Vale, Western Australia Ph +618 94565666 Fax +61 8 94565778 ARGUS ARGUS SERVER SYSTEM Overview of Argus ARGUS is an essential,
More informationICS Regent. Fire Detector Input Modules PD-6032 (T3419)
ICS Regent Fire Detector Input Modules (T3419) Issue 1, March, 06 Fire detector input modules provide interfaces for 16 fire detector inputs such as smoke detectors, flame detectors, temperature detectors,
More informationSmart GPS Antenna A1035-D
Smart GPS Antenna A description of Tyco Electronics GPS antenna module User s Manual - PRELIMINARY Version 1.0 Hardware Revision 01 This page was intentionally left blank. Revision History Revision History
More informationTemperature + Humidity (%RH) Control & Recording System with 8 / 16 Channel Mapping. Touch Panel PPI
HumiTherm Ultra Temperature + Humidity (%RH) Control & Recording System with 8 / 16 Channel Mapping Mapping Unit Micro PLC Control Unit Touch Panel Touch Operation Panel PPI HumiTherm Ultra GSM Module
More informationThe new generation Teledyne NIR detectors for the SNAP/JDEM mission spectrograph.
The new generation Teledyne NIR detectors for the SNAP/JDEM mission spectrograph. 1 Outline The SNAP/JDEM mission The SNAP/JDEM spectrograph and the IR spectrograph detector requirements R&D program for
More informationSpecifications Wavelength Range: 190 nm to 800 nm continuous
www.ietltd.com Proudly serving laboratories worldwide since 1979 CALL 001.847.913.0777 for Certified, Refurbished Lab Equipment Thermo Finnigan Surveyor PDA Detector Specifications Wavelength Range: 190
More informationA temporal active fire detection algorithm applied to geostationary satellite observations
8 th 10 th June LSA-SAF Workshop 2015 A temporal active fire detection algorithm applied to geostationary satellite observations Gareth Roberts (University of Southampton) Outline Active fire detection
More informationSamsung SDS BMS Ver.2.0. Technical Specification
Samsung SDS BMS Ver.2.0 Technical Specification Technical Specifications All rights and title, including all intellectual property rights to Samsung SDS BMS" is retained by Samsung SDS Co, Ltd. ("SDS"),
More informationCarlos Borda Omnisens S.A. Subsea Asia Conference June 2014
Carlos Borda Omnisens S.A. Subsea Asia Conference June 2014 Agenda Who is Omnisens? Distributed Fiber Optic Monitoring Power Umbilicals Flow Assurance (Heated Flowlines) Direct Electrical Heating (DEH)
More informationDistributed Rayleigh scatter dynamic strain sensing above the scan rate with optical frequency domain reflectometry
Distributed Rayleigh scatter dynamic strain sensing above the scan rate with optical frequency domain reflectometry Stephen T. Kreger 1, Justin W. Klein 1, Nur Aida Abdul Rahim 1, and Joseph J. Bos 2 1
More informationVLSI Design EEC 116. Lecture 1. Bevan M. Baas Thursday, September 28, EEC 116, B. Baas 1
VLSI Design EEC 116 Lecture 1 Bevan M. Baas Thursday, September 28, 2017 EEC 116, B. Baas 1 Today Administrative items Syllabus and course overview Course objective and strategies My background Chapter
More informationTime-Frequency Analysis
Time-Frequency Analysis FFT with MATLAB Philippe B. Laval KSU Fall 2015 Philippe B. Laval (KSU) MATLAB FFT Fall 2015 1 / 32 Introduction We look at MATLAB s implementation of the Fourier transform. To
More informationOn-chip optical detectors in Standard CMOS SOI
On-chip optical detectors in Standard CMOS SOI Dr. Matthias Fertig Project Manager for New Product Development Volvo AG Advisory Engineer Microprocessor Development IBM Research and Development Outline
More informationControl System Type ABS PCx COMLI/Modbus
Control System Type ABS PCx COMLI/Modbus 81300048E (11/2014) EN Register Manual www.sulzer.com Comli/Modbus register Page 1 Contents of the manual 1 COMLI AND MODBUS PROTOCOL... 5 1.1 GENERAL INFO ABOUT
More informationFL500 Modbus Communication Operating Manual. Order No.: /00. MSAsafety.com
FL500 Modbus Communication Operating Manual Order No.: 10193214/00 MSAsafety.com 1000 Cranberry Woods Drive Cranberry Township, PA 16066 A Phone 1-800-MSA-2222 Fax 1-800-967-0398 For your local MSA contacts
More informationEasyLog Data Logger Series
EasyLog Data Logger Series Overview EasyLog model EL-USB series products are a line of low cost, compact, battery-operated data loggers with built-in memory and USB interface. Each product in the line
More informationPHYS 3152 Methods of Experimental Physics I E5. Frequency Analysis of Electronic Signals
Purpose PHYS 3152 Methods of Experimental Physics I E5. Frequency Analysis of Electronic Signals This experiment will introduce you to the basic principles of frequency domain analysis of electronic signals.
More informationEasily Testable and Fault-Tolerant FFT Butterfly Networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 9, SEPTEMBER 2000 919 Easily Testable and Fault-Tolerant FFT Butterfly Networks Jin-Fu Li, Shyue-Kung Lu,
More informationNew Seismic Unattended Small Size Module for Foot-Step Detection
New Seismic Unattended Small Size Module for Foot-Step Detection Alex Pakhomov and Tim Goldburt * General Sensing Systems, LLC, 440 Saw Mill River Road, Ardsley, NY 10502 ABSTRACT General Sensing Systems
More informationFunctional Safety Experience on Railway Signalling in Japan. Yuji Hirao Nagaoka University of Technology (Japan)
Functional Safety Experience on Railway Signalling in Japan Yuji Hirao Nagaoka University of Technology (Japan) Functional Safety Experience on Railway Signalling in Japan 1. Application of computers to
More informationRS485 Integrators Guide
11-19- 2018 RS485 Integrators Guide VTB-SENSOR MODBUS DEFINITIONS MAHINE SAVER IN 9788 larewood Dr. STE 302 Houston, TX 77036 Page 1 Table of ontents Vocabulary... 3 ommunicating with the VTB Sensor...
More informationMicroTech Series 200 Centrifugal Chiller
Protocol Data Information Packet Version 2.2 Group: Controls Date: March 1999 MicroTech Series 200 Centrifugal Chiller Data Communications Packet for Protocol 2002 McQuay International Revision History
More informationHM-4201-RTCM High-Temp Real Time Clock Module
HM-4201-RTCM High-Temp Real Time Clock Module HM-4201-RTCM Product Description & Applications High Temp Real Time Clock/Calendar Module with Build-In 32.768KHz Crystal Oscillator. Timing, Calendar and
More informationMicrogrid Fault Protection Based on Symmetrical and Differential Current Components
Microgrid Fault Protection Based on Symmetrical and Differential Current Components Prepared for Public Interest Energy Research California Energy Commission Prepared by Hassan Nikkhajoei and Robert H.
More information8-Channel Thermocouple Input Ethernet Data Acquisition Module
8-Channel Thermocouple Input Ethernet Data Acquisition Module OM-NET-TC TM Eight 24-Bit Differential Thermocouple Inputs with Thermocouple Channel-to-Host Isolation 4 Samples/Sec Channel Maximum Sample
More informationA Comparative Study of Different FFT Architectures for Software Defined Radio
A Comparative Study of Different FFT Architectures for Software Defined Radio Shashank Mittal, Md. Zafar Ali Khan, and M.B. Srinivas Center for VLSI and Embedded System Technologies International Institute
More informationWind power Condition Monitoring. Condition Monitoring Systems (CMS) in wind turbines CMS. Authors: Martin Kluge Michael Danitschek
Systems (CMS) in wind turbines CMS Authors: Martin Kluge Michael Danitschek update: 22.07.2010 page 1 Intelligent vibration monitoring of wind turbines Targets Permanent plant/system protection Reduction
More informationfor Microelectronics Packaging Dave Vallett PeakSource Analytical, LLC Fairfax, Vermont, USA
Technology Advanced Quality, Fault Worldwide Isolation Analytical Services, Techniques Burlington VT for Microelectronics Packaging Dave Vallett PeakSource Analytical, LLC Fairfax, Vermont, USA Purpose
More informationThe SLAC Detector R&D Program
The SLAC Detector R&D Program David MacFarlane DOE Site Visit September 14, 2010 Detector R&D Program Page 1 Overview of detector R&D program KA15 detector R&D program includes Core engineering and generic
More informationNETx Voyager Visualization
NETx Voyager Visualization PC based visualization with customizable graphic user interface Functions Versions System requirements Order information Functions Control elements Standard elements like buttons,
More informationLaser Scan Micrometer Page 418. Laser Scan Micrometer Page 423
Laser Scan Micrometers Laser Scan Micrometer Page 418 Laser Scan Micrometer Measuring Unit and Display Unit Package Page 419 Laser Scan Micrometer Measuring Unit Page 420 Laser Scan Micrometer Page 423
More informationWHAT IS LASER ULTRASONIC TESTING?
WHAT IS LASER ULTRASONIC TESTING? Laser ultrasonic testing (LUT) is a remote, noncontact extension of conventional, contact or near-contact ultrasonic testing (UT). A schematic layout of a laser ultrasonic
More informationNYC STEM Summer Institute: Climate To Go! Infrared detection of carbon dioxide
NYC STEM Summer Institute: Climate To Go! Infrared detection of carbon dioxide Standards NGSS PS3A: Definitions of Energy NGSS PS4B: Electromagnetic Radiation NGSS ESS2D: Weather and Climate NGSS ESS3D:
More informationstate of the art methane leak detection CHARM and GasCam 2011 October 13 th Dr. Axel Scherello
state of the art methane leak detection CHARM and GasCam 2011 October 13 th Dr. Axel Scherello Overview CHARM for buried pipelines (active principle) GasCam for above ground installations (passive method)
More informationOPERATION GUIDE MODEL CERV-001-PARTA, CERV-001-PARTB CONDITIONING ENERGY RECOVERY VENTILATOR (CERV)
OPERATION GUIDE MODEL CERV-001-PARTA, CERV-001-PARTB CONDITIONING ENERGY RECOVERY VENTILATOR (CERV) BUILD EQUINOX SUPPORT@BUILDEQUINOX.COM (773)-492-1893 REV 0.50-06/16/2016 Contents Overview... 4 CERV
More informationDIRA S.L. (Desenvolupament, Investigació i Recerca Aplicada S.L.)
: new refrigerant replacement for R-22 with low Global Warming Potential (GWP). Performance comparison with six existing refrigerants. CARRIED OUT BY DIRA S.L. (Desenvolupament, Investigació i Recerca
More informationBuilding and Characterizing 14GHz InGaAs Fiber Coupled Photodiodes
Building and Characterizing 14GHz InGaAs Fiber Coupled Photodiodes Gabrielle Inglis Advisor: Robert Boni Laboratory for Laser Energetics University of Rochester Summer High School Research Program 200
More informationLearning from High Energy Physics Data Acquisition Systems Is this the future of Photon Science DAQ?
DOE BES Neutron & Photon Detectors Workshop, August 1 3, 2012 Learning from High Energy Physics Data Acquisition Systems Is this the future of Photon Science DAQ? Matt Weaver, August 3rd, 2012 Outline
More informationEasyLog Data Logger Series
EasyLog Data Logger Series Overview EasyLog model EL-USB series products are a line of low cost, compact, battery-operated data loggers with built-in memory and USB interface. Each product in the line
More informationMethodology of Implementing the Pulse code techniques for Distributed Optical Fiber Sensors by using FPGA: Cyclic Simplex Coding
Methodology of Implementing the Pulse code techniques for Distributed Optical Fiber Sensors by using FPGA: Cyclic Simplex Coding Yelkal Mulualem Lecturer, Department of Information Technology, College
More informationELECTRICAL IMPEDANCE TOMOGRAPHY
Appendix I ELECTRICAL IMPEDANCE TOMOGRAPHY Philip Church, Neptec Design Group BASIC PRINCIPLES Electrical impedance tomography (EIT) is a technology developed to image the electrical conductivity distribution
More informationScanning Laser Range Finder Smart-URG mini UST-10LN Specification
Date: 2016.3.24 Scanning Laser Range Finder Smart-URG mini UST-10LN Specification Symbol Amended Reason Pages Date Corrector Amendment No Approved by Checked by Drawn by Designed by UST-10LN Specification
More informationDesign and Implementation of Real-Time 16-bit Fast Fourier Transform using Numerically Controlled Oscillator and Radix-4 DITFFT Algorithm in VHDL
International Research Journal of Engineering and Technology (IRJET) e-iss: 2395-0056 Volume: 03 Issue: 05 ay-2016 www.irjet.net p-iss: 2395-0072 Design and Implementation of Real-Time 16-bit Fast Fourier
More informationHow to Use Fire Risk Assessment Tools to Evaluate Performance Based Designs
How to Use Fire Risk Assessment Tools to Evaluate Performance Based Designs 1 ABSTRACT Noureddine Benichou and Ahmed H. Kashef * Institute for Research in Construction National Research Council of Canada
More information2008 JINST 3 S The CMS experiment at the CERN LHC THE CERN LARGE HADRON COLLIDER: ACCELERATOR AND EXPERIMENTS.
PUBLISHED BY INSTITUTE OF PHYSICS PUBLISHING AND SISSA RECEIVED: January 9, 2008 ACCEPTED: May 18, 2008 PUBLISHED: August 14, 2008 THE CERN LARGE HADRON COLLIDER: ACCELERATOR AND EXPERIMENTS The CMS experiment
More informationPC474 Lab Manual 1. Terry Sturtevanta and Hasan Shodiev 2. Winter 2012
PC474 Lab Manual 1 Terry Sturtevanta and Hasan Shodiev 2 Winter 2012 1 Much of this information is taken from OptoSci documentation 2 with much original material by Adam Prescott Contents 1 OTDR (Optical
More informationCadence Design of clock/calendar using 240*8 bit RAM using Verilog HDL
Cadence Design of clock/calendar using 240*8 bit RAM using Verilog HDL K.R.N.Karthik #1, M.Nagesh Babu #2, Fazalnoorbasha #3 #1 Student of VLSI Systems Research Group, Department of Electronics and Communication
More informationAdvanced Autoclave Controller with Recording + 4 Channel Mapping + Pressure Indication with PC Software & Printer Module
Clavex Plus Advanced Autoclave Controller with Recording + 4 Channel Mapping + Pressure Indication with PC Software & Printer Module PC Software Controller with Graphic Display Printer Module Features
More informationCUG2016. On Enhancing 3D-FFT. Performance in VASP. Florian Wende. Zuse Institute Berlin. Martijn Marsman, Thomas Steinke. London, UK, May 8-12
CUG2016 London, UK, May 8-12 On Enhancing 3D-FFT Performance in VASP Florian Wende Martijn Marsman, Thomas Steinke Zuse Institute Berlin Outline Many-core Optimizations in VASP From MPI to MPI + (OpenMP)
More informationRESOLUTION MSC.86(70) (adopted on 8 December 1998) ADOPTION OF NEW AND AMENDED PERFORMANCE STANDARDS FOR NAVIGATIONAL EQUIPMENT
MSC 70/23/Add.2 RESOLUTION MSC.86(70) STANDARDS FOR NAVIGATIONAL EQUIPMENT THE MARITIME SAFETY COMMITTEE, RECALLING Article 28(b) of the Convention on the International Maritime Organization concerning
More information